 |
 |
|
|
||
Software defined silicon solution. Small innovative event driven processor engine; low cost silicon, fast real time response. Thread based 400 MIPS engine, integrated DSP and SRAM w/IONS timing. System can be implemented in ‘C’ at a fraction of the cost of similar FPGA solutions.
|